Principal FPGA Engineer (Cyber Security)

Newport, United Kingdom (UK), Airbus [10445416 MF EN EXT 2]

Field(s) of expertise
Cyber Security Electronics Engineering
Job type

About this job

Airbus Cyber Security is a European specialist in cyber security. Our mission is to protect governments, military and critical national infrastructure enterprises from cyber threats. We are over 700 experts based across our main locations in France, Germany and the UK, each with a Security Operating Centre, we also operate in the US and the Middle East. We deliver reliable cyber security products and services that meet the highest requirements and protect you against cyber threats. We provide a global cyber defence approach that dynamically aims to protect, detect and respond to cyber threats with a portfolio including managed security services, industrial control system offerings, encryption, key management and consultancy services. Our goal: Protect our customers and support their business needs with cyber security products and services.We are passionate about cyber security. If you share our passion, we want to speak with you.

An exciting opportunity has arisen for a Principal FPGA Engineer within Airbus Cyber Security in Newport, South Wales.

The Principal FPGA Engineer is responsible to the Head of Hardware Engineering for executing allocated FPGA Work Packages within agreed cost, time and quality constraints.

The Principal FPGA Engineer is responsible for demonstrating that the developed product meets all specified product and customer requirements, by:

  • Analysing requirements, specifying and documenting the FPGA solution and work breakdown
  • Preparing FPGA architectural and detailed designs and documentation
  • FPGA design generation and implementation
  • FPGA design verification
  • Integration of FPGAs onto the target platform
  • Providing FPGA technical support
  • Controlling and reviewing work of the members of their team (where a team exists)
  • Supporting the company FPGA development process and procedure updates


  • All FPGAs are designed, developed, integrated and tested in accordance with Clients Defence and Space standards; all supporting documents are produced in accordance with Clients Defence and Space standards.
  • Appropriate processes and methodologies are used to design and deliver allocated FPGA development work packages meeting cost, time and quality targets.
  • Technical design decisions are made within the context of known practices, established precedents and acquired technical expertise. The cost/benefits of design possibilities are understood, and that judgement calls can be made based on them
  • The provision of technical guidance to fellow team members in at least one major tool or technique used by Client
  • Success of both internal and external design reviews and project reviews throughout the development life cycle.
  • The support of the design and development of critical components where decisions may have a significant impact on project timescales.
  • Customer liaison, by representing Clients Defence and Space on project related technical matters at Stakeholder meetings.
  • Design and Development by taking a technical role as a Prime on a critical component where necessary.
  • Effective collaboration with other engineering disciplines to agree specifications and to carry out integration and test
  • Co-ordinate own time management and often that the team with regard to project task milestones
  • The focus of the job is Operational – delivery of project funded Work Packages
  • Analytical – To identify and isolate errors in the FPGA or integrated target platform, their likely causes and solutions.
  • Ingenuity – To work on his/her own on a complete FPGA design from concept to delivery.
  • Technical leadership – to be provided to the FPGA Engineering function and to subordinate engineers. To lead teams of up to 8 FPGA Engineers.
  • Technical guidance in tools and techniques to be provided to more junior team members.
  • Continuous improvement of FPGA Engineering processes – actively seeking to identify process problems and suggesting improvements.
  • Career development of both the job holder and their team members.This job requires an awareness of any potential compliance risks and a commitment to act with integrity, as the foundation for the Company’s success, reputation and sustainable growth.


Essential Experience:

  • Must have experience of FPGA design & implementation for communications equipment or equivalent
  • Must have excellent FPGA development process knowledge
  • Must be an experienced engineer, fully versed in design methodologies for their field able to work on their own, but providing regular reporting
  • Must have team leadership experience, including the control of work, the allocation of work packages and their delivery
  • Must have recent design experience of devices from the following suppliers:
    • Alterao
    • Microsemio
    • Xilinx
  • Desirable to have recent experience of using several of the following tools/development environments:
    • Altera Quartus II
    • Mentor ModelSim
    • MicroSemi Libero IDE
    • Microsemi Libero SoC
    • Xilinx Vivado


Essential Skills:

  • Must be proficient in the use of VHDL
  • Must be proficient in the use of at least one simulation tool
  • Must be proficient in the use of at least one FPGA synthesis tool
  • Must have a good understanding of requirements capture, and of work package definition and estimation
  • Must be highly self-motivated, articulate, with good verbal and written communications skills
  • Must have good team working and team leadership skills.


Due to the nature of work undertaken, incumbents of these positions are required to meet special nationality rules and therefore these vacancies are only open to sole British Citizens. Applicants who meet this criteria will also be required to undergo security clearance vetting, if not already security cleared to a minimum SC level.

For information on how the personal data in your application is processed, please see the Airbus Privacy Policy.